W. 7 March of Street, 276	SERVE AND AND ASSESSED.	· Although warman age	Minimum english		SAMPLET GOLDON TO.	DOCUME	VT REV	VISION	STATUS	ENTER DE PROPERTIES DE LA CONTRACTION DE LA CONT	Mark Control of the C			PERSONAL PROPERTY AND ADDRESS OF THE PERSON NAMED OF THE PERSON NA	Chapter the control
V	EO/ECN			DATE	ENGF	DA	ATE	REV	EO/ECN	CHECK		DATE	ENG	R D	ATE
A	1499	9 Abyo	1	9/6/801	nna	m 101;	7/80								
B	1514	9 Also	(a. 1)	45/30/	1.N.a	1/0-11/	26/80								
									•						
SHEE	T REV	SHEET	REV	SHEET	REV	SHEET	REVIS	SHEE		SHEET	REV	SHEET	REV	SHEET	TREV
-	-	16	-	SHEET	REV	SHEET	HEV	SHEE	I REV	SHEET	HEV	SHEET	NEV	SHEET	HEV
2	B	17	A	-									-		
	B	-	B	-											-
3	B	18	B												-
4	B	19	B												
5	B	20	B												
6	B	21	B												
7	·A	22	B						N.						
8	B	23	B												
9	B	24	B												
10	A	25	B	1		-									
11	B	26	8		7.										
12	B	27	B		1										-
13	B	28	B								1				
14	B	29	B	1											
15	B		12.48		-	200	14. 1		-4-1		1.772				
16.0					-	4 77,	. 1:11	9		Jan 1					

- ISB 3100 Z80 BASED PROCESSOR CARD

	275 HAMMERWOOD AVENUE
ı	SUNNYVALE, CA. 94086

SPEC-ISB 3100 ...
NEXT ASSEMBLY SYSTEM

SYSTEM STD BUS

DOCUMENT NO. 22-00002

TABLE OF CONTENTS

	Page
1.0	FEATURES
2.0	DESCRIPTION 4
3.0	SPECIFICATIONS
4.0	INTERFACE
5.0	MATING CONNECTOR
6.0	CARD DIMENSIONS
7.0	ENVIRONMENTAL REQUIREMENTS
8.0	STD BUS ORGANIZATION & FUNCTIONAL SPECIFICATIONS 9
	8.1 Data and Address Signals 10
9.0	BOARD OPTIONS AND UTILIZATIONS 16
	9.1 Memory Mapping
	9.2 Power On/Push Button Reset Restart
	9.3 EPROM 2716 or 2732 Selection 19
	9.4 MEMX, TOEXP
	9.5 Internal/External Clock selection 19
0.0	CARD DC CHARACTERISTICS 26
1.0	CARD AC CHARACTERISTICS
2.0	ORDERING INFORMATION 29

1.0 FEATURES

- Fully buffered signals for system expandability
- Up to 8K bytes EPROM capacity in 2 or 4K bytes increments (two EPROM sockets)
- Up to 4K bytes static RAM capacity in 1K increments
- Jumper selectable (2716 or 2732 EPROMS)
- Full memory decoding capability to map on board EPROM/RAM anywhere in 64K bytes address field in 4K increments
- Full bus arbitration circuitry to arbitrate between: on board memory access/off board memory access, on board I/O operation/ off board I/O operation, on board timer counter interrupt request/ off board interrupt request.
- Four independent timer/counter channels with daisy chain priority interrupt arbitration for all four channels.
- Programmable power on restart to jump anywhere in the address field.
- · Power on reset and pushbutton reset input.
- 4 MHz clock frequency
- Jumper selectable external clock input for Z80 processor or any of the timer/counters
- Tri state address, data and control bus
- Single +5V supply
- Optional one wait state during any memory cycle.

2.0 DESCRIPTION

The Intersil ISB 3100 is a Z80 based STD BUS compatible processor module on a 6.5" x 4.48" CARD.

The card contains space for 4K bytes of static RAM in 1K increments utilizing the popular 2114 (1K x4) static RAMS. It also contains two socket locations for EPROMS; either 2716 (2K x 8) or 2732 (4K x 8) can be selected through the jumper strap. Four independent timer/counter channels with interrupting capability and daisy-chain priority arbitration also provided. Other features include 4 IMZ clock frequency, power on reset/pushbutton reset inputs, jumper selectable external clock input for processor or any of the timer/counter channels, fully buffered, 3 state address/data/control signals to the BUS, 4 MHZ clock from card to the BUS and single +5V supply.

The memory mapping for on board RAMS and EPROMS are jumper selectable and can be mapped in 4K blocks anywhere on the 64K memory field in 4K increments. On board RAMS and EPROMS can also be totally bypassed and removed from the board.

BUS arbitration logic ensures proper arbitration between the following operations:

On board memory vs. off board memory.

On board I/O or interrupt acknowledge vs. off board I/O or interrupt acknowledge.

The CPU on power on restart can start at X'0000' or be programmed to jump to any location within the address field. If the latter is chosen, 3 bytes of the first EPROM on the board are to be used to store the jump address. After reading the starting address, the circuitry disables the EPROM or maps it at other pre-assigned locations other than X'0000'.

One wait state can be inserted during any memory cycle to ensure the proper operation of the CPU in conjunction with slower memories. This circuitry can also be disabled; so there would be no wait state.

3.0 SPECIFICATIONS

Word Size - 8 bits data BUS

Instruction: 8, 16, 24, 32 bits

Clock Period (T state): 250 nsec.

Memory capacity:

On board EPROMS up to 8K bytes
On board RAMS up to 4K bytes
Off board expansion up to 64K bytes, with user-specified combination
of RAM, ROM, EPROM

Memory mapping:

On board EPROMS: jumper selectable 2716 (2K bytes) or 2732

(4K bytes)

jumper selectable for any 4K boundary within 64K address field. If 2732 is used two 4K EPROMS can be mapped completely independent from

each other within 64K address field.

On board RAMS:

Jumper selectable for any 4K boundary within

64K address field.

Memory speed required:

EPROM: 2716 or 2732

Access time: 450 ns max.

RAM: dynamic or static .

450 ns max.

I/O Addressing:

On board programmable timer:

Por	rt Address	(HEX)	CTC CHANNEL
	•		
	7C		0
	7D		1
	7E		2
	7F		3

I/O Capacity:

Up to 256 can be decoded off board. The four port addresses, (7C, 7D, 7E, 7F) are used for on board timer/counter and cannot be used for any off board peripherals.

Interrupts:

Multi-level with three vectoring modes. Interrupt request may originate from user specified I/O or from the on board CTC.

System clock:

Min. - 500 KHz

Max. - 4 MHz

Power supply requirement:

+5V +5% at 1.5A max.

22-00002

SHEET 7

A

4.0 INTERFACE:

All address, data and command signals are .TTL compatible.

5.0 MATING CONNECTOR:

See Table 1

6.0 CARD DIMENSIONS:

Length - 6.5 inches, 16.51 cm Heigth - 4.48 inches, 11:38 cm Thickness - .062 inches, .158 cm Component Height Above Board - 0.338", 0.858 cm

7.0 ENVIRONMENTAL REQUIREMENTS

Operating Temperature: 0° to 55°C
Storage Temperature: -40° to 80°C


Relative Humidity:

0% to 90% without condensation

TABLE 1 - COMPATIBLE EDGE CONNECTORS.

INTERFACE	NO. OF PAIRS/PINS	CENTERS	CONNECTOR TYPE	VENDOR	VENDOR P/N
STD BUS	28/56	0.125 In.	Solder Tail	Viking Winchester	VH28/ICNK5 2HW28 DO-111
STD BUS	28/56	0.125 In.	Wire Wrap	Viking Winchester	VH28/ICHD5 HW28 DO-111

FIGURE 2 - STANDARD CARD OUTLINE



INNERSIL

22-00002

SHEET

BEV

8.0 STD BUS ORGANIZATION AND FUNCTIONAL SPECIFICATIONS (WITH PIN DEFINITIONS)

The STU BUS pinout is organized into five functional groups:

Logic Power Bus
Data Bus
Address Bus
Control Bus
Auxilliary Power Bus
Pins 1-6
Pins 7-14
Pins 15-30
Pins 31-52
Pins 31-52

TABLE 2 - STD BUS

			COMPONE	NT SIDE	CIRCUIT SIDE				
	PIN	MNEMONIC	SIGNAL FLOW	DESCRIPTION	PIN	MNEMONIC	SIGNAL	DESCRIPTION	
LOGIC POWER BUS	1 3 5	45V GND -5V	In In In	45 Volts DC (Bussed) Digital Ground (Bussed) -5 Volts DC	2 4 6	45V GND -5V	in in in	-5 Volts DC (Bussed) Digital Ground (Bussed) -5 Volts DC	
DATA BUS	7 9 11 13	D3 D2 D1 D0	In/Out In/Out In/Out In/Out	Low Order Data Bus Low Order Data Bus Low Order Data Bus Low Order Data Bus	8 10 12 14	D7 D6 D5	In/Out In/Out In/Out In/Out	High Order Data Bus High Order Data Bus High Order Data Bus High Order Data Bus	
ADDRESS BUS	15 17 19 21 23 25 27 29	A7 A6 A5: A4- . A3 . A2 . A1	Out Out Out Out Out Out Out	Low Order Address Bus	16 18 20 22 24 26 28 30	A15 A14 A13 , A12 A11 A10 A9 A8	Out Out Out Out Out Out Out Out	High Order Address Eus High Order Address Bus High Order Address Bus High Order Address Eus High Order Address Eus High Order Address Eus 'High Order Address Eus High Order Address Bus	
CONTROL	31 33 35 37 39 41 43 45 47 49 51	WR' IORO' IOEXP' REFRESH' STATUS 1' BUSAK' INTAK' WAITRO' SYSRESET' CLOCK' PCO	Out Out In/Out Out Out Out Out Out In Out In Out Out Out	Write to Memory or I/O 1/O Address Select 1/O Expansion Refresh Timing CPU Status Bus Acknowledge Imerrupt Acknowledge Wait Request System Reset Clock from Processor Priority Chain Out	32 34 36 38 40 42 44 46 48 50	RD' MEMRO' MEMEX' MCSYNC' STATUS O' BUSRO' INTRO' NMIRO' PBRESET' CNTRL' PCI	Out Out Out Out In In In In In In	Read to Memory or 1/0 Memory Address Select Memory Expansion CPU Machine Cycle Synt CPU Status Bus Request Interrupt Request Non-Maskable Interrupt Push Button Reset AUX Timing Priority Chain In	
POWER	53 55	AUX GND	in in	AUX Ground (Bussed) AUX Positive (112 Volts DC)	54 .56	AUXGND AUX-V.	In :	AUX Ground (Bussed) AUX Negative (-12 Volts D	

*Low Level Active Indicator

		REV
	DOCUMENT NO.	10 1- A
INMERSIL	22-00002	SHEET IN . 1/1
0000000	the state of the s	

8.1 Data and Address Signals

8.1.1 Data Bus - Pins 7-14

An 8-Bit bidirectional 3-state bus. (Bidirectional means signals may flow either into or out of any card on the Bus). Direction of data is normally controlled by the processor card via the Control Bus. The data direction is normally affected by such signals as Read (RD), Write (WR) and interrupt Acknowledge (INTAK).

The Data Bus uses high-level active logic levels. All cards are required to release the bus to a high impedance state when not in use. The Processor card releases the data bus in response to Bus Request (BUSRQ) input from an alternate system controller, as in DMA transfers.

8.1.2 Address Bus - Pins 15-30

A 16-bit 3 state high-level active bus. The address will normally originate at the processor card. The processor card releases the Address Bus in response to a Bus Request (BUSRQ) input from an alternate controller.

The Address Bus provides 16 address lines for decoding by either memory or I/O. Memory request (MEMRQ) and I/O request (IORQ) control lines are used to distinguish between the two operations. The particular microprocessor used will determine the number of address lines and how they are used.

SIGNAL	PIN NO.	FUNCTIONAL DESCRIPTION
WR.	PIN 31	Write to Memory or I/O - A 3-state, active low control line that indicates the BUS holds valid data to be written in the addressed memory or output device.
RD	PIN 32	Read from Memory or I/O - A 3-state, active-low control line that indicates the processor or other bus controlling device wants to read data from memory or an I/O device. The selected I/O device or memory should use this signal to gate data onto the BUS.
ĪORQ	PIN 33	I/O Address Select - A 3-state, active-low processor output control line. IORQ indicates that the address lines hold a valid I/O address for an I/O Read or Write.
MEMRQ	PIN 34	Memory Address Select - A 3-state, active- low memory request line. MEMRQ indicates that the address bus holds a valid address for memory read or memory write operations.
10EXP	PIN 35	I/O Expansion - An active-low control signal used to expand or enable I/O Port addressing. If this pin is not used, it is strapped to logic ground.
MEMEX	PIN 36	Memory expansion - An active-low control signal used to expand or enable memory addressing. If this pin is not used, it is strapped to logic ground.
REFRESH	PIN 37	A 3-state active-low control line used to refresh dynamic memory. The signal is generate on the processor card.
MCSYNC	PIN 38	Machine Cycle Sync - A 3-state, active-low processor output signal that occurs once during each processor machine cycle. (Machine cycle is defined as the sequence that involves Addressing, Data Transfer and Execution). MCSYNC defines the beginning of the machine cycle.

INNERSIL

22-00002

SHEET 12

RE

CONTINUED

SIGNAL	PIN NO.	FUNCTIONAL DESCRIPTION
STATUS 1	PIN 39	Status Control Line 1 - STATUS 1 is a signal to identify instruction Fetch.
STATUS 0	PIN 40	Status Control Line 0 - Status control line 0 is not generated on this processor card. HALT signal coming from processor could be strapped to this line.
BUSAK	PIN 41	BUS Acknowledge - An active-low output line. The processor responds to a BUSRQ by releasing the BUS and giving an acknowledge signal on the BUSAK line. BUSAK occurs at the completion of the current machine cycle.
BUSRQ	PIN 42	Bus Request - An active-low input line. A BUSRQ causes the processor to suspend operations on the BUS by releasing all 3-state BUS lines for use by another processor. The BUS is released once the current machine cycle is completed.
INTAK	PIN 43	Interrupt Acknowledge - An active-low output line from the Processor card that occurs in response to (INTRQ). It is used to tell the interrupting device that the processor card is ready to respond to the interrupt. For vectored interrupts, the vector address is placed on the data bus by the interrupting device during INTAK cycle.

	DOCUMENT NO.		REV
INTERSIL	22-00002	SHEET 13	E

CONTINUED -

SIGNAL	PIN NO.	FUNCTIONAL DESCRIPTION
INTRQ	PIN 44	Interrupt Request - An active-low processor card input line that conditionally interrupts the program. It is masked and ignored by the Processor unless deliberately enabled by a program instruction. If the Processor accepts the interrupt, it usually acknowledges by dropping INTAK (Pin 43).
WAITRQ	PIN 45	Wait Request - An active-low input line to the processor that suspends processor operations as long as it remains low. The processor will hold in a state that maintains a valid address on the address bus.
NMIRQ	PIN 46	Non-Maskable Interrupt - An active-low processor card interrupt input line of highest priority.

IMMERSIL

22-00002

SHEET 14

B

(CONTINUED)

SIGNAL	PIN NO.	FUNCTIONAL DESCRIPTION
SYSRESET	PIN 47	System Reset - An active-low output from the system reset circuit. The system reset circuit is triggered by power-on detection or by the pushbutton reset. The system reset bus line should be applied to all cards on the bus that have latch circuits requiring initialization.
PBRESET	PIN 48	Push Button Reset - An active-low input line to the system reset circuit.
CLOCK	PIN 49	Clock from Processor - A buffered processor clock signal used for system synchronization or as a general clock source.
CNTRL	PIN 50	An auxilliary circuit for special clock timing. It may be a multiple of the processor clock signal, a real time clock signal or an external clock input to the processor.
PCO -	PIN 51	Priority chain output (output, active- high) this signal is sent to the PCI input of the next lower card in the priority chain.
PCI	PIN-52	Priority chain in (input, active- high). This signal is provided directly from the PCO of the next higher card in the priority chain. A high level on PCI gives priority to the processor card.

INNERSIL

TABLE 4 - LOGIC POWER

• +5V	PINS 1 & 2	+5 Logic Voltage (VCC) Main logic voltage lines (+5 volts): Both pins are bussed together for current capacity.
• GND	PINS 3 & 4	Logic Ground Ground for logic power. Both pins are bussed together for current capacity.

INNERSIL

22-00002

SHEET

16' A

9.0 BOARD OPTIONS & UTILIZATIONS:

9.1 Memory Mapping (FIG: 3 and 4)

RAMS and EPROMS residing on CPU card can be mapped in 4K blocks independently anywhere within 64K address field.

				PAD
EN1	=	First 4K blocks of	EPROM	E3
EN2	=	Second 4K block of	EPROi4	E11
CSR	=	4K block or RAM		E4

Each one of the above 4K blocks can be independently moved within 64K address field in 4K increments. The pad designating the starting address for each 4K boundaries are as follows:

PAD	DESIGNATED STARTING ADDRESS
E2 E13 E14 E15 E16 E17 E18 E19 E20 E21 E22 E23 E24 E25 E1	0000H 1000H 2000H 3000H 4000H 5000H 6000H 7000H 8000H 9000H A000H B000H C000H D000H E000H

By jumpering the appropriate pads. EN1, EN2, CSR can be mapped independently.

RAM's can be enabled in 1K blocks through jumper straps (See

FIG 4)

For 1K of on-board RAM: place E49 to E50,

For 2K of on-board RAM: place E49 to E50,

E51 to E52

For 3K of on-board RAM: place E49 to E50,

E51 to E52, E53 to E54

For 4K of on-board RAM: place E49 to E50,

E51 to E52, E53 to E54, E55 to E56.

NOTE: EN2 is functional when 2732 (4K x 8) EPROM's are used, otherwise it has to be pulled high.

INNERSIL

22-00002

SHEET

17.

B

9.2.3 To start the CPU on power On, other than 0000H at the address not within on board memory range, but placed on another module within the STD Microcomputer System:

Place: E8 to E7 E9 to E10

> Map the desired memory block by strapping them to their subsequent starting addresses (Note: EN1 should be strapped to where the power on jump should go).

Place the following instruction codes at the first 3 bytes of EPROM located at 4F.

C3 03 ()

Power on ______starting address

Remove E6 to E7 E8 to E10

9.2.3 To start the CPU on power On, other than 0000H at the address not within on board memory range, but placed on another module within the STD Microcomputer System:

Place: E8 to E7 E9 to E10

> Map the desired memory block by strapping them to their subsequent starting addresses (Note: EN1 should be strapped to where the power on jump should go).

Place the following instruction codes at the first 3 bytes of EPROM located at 4F.

C3 03 ()

Power on _____starting address

Remove E6 to E7 E8 to E10





FIG: 4



Designate the printed circuit trace

INNIERSIL

22-00002

SHEET 22

B




TABLE 9 . FIG: 5

Designate the printed circuit trace.

INNERSIL


DOCUMENT NO.

22-00002

SHEET

23

B






FIG: 7




FIG: 8




FIG: 9

REV

10.0 DC CHARACTERISTICS

PARAMETER	LIMITS
Power V _{CC}	5V ±5% at 1.5A Max.
Operating Temperature	0 to 55° C
Input Loading	1 LS* Max.
Output Drive	60 LS* Loads Max.
Output 3-State Leakage	1 LS* Loads Max.

^{*}Low-power Schottky.

DOCUMENT NO. 22-00002

SHEET

B

26

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
ф	1 _c	Clock Period	0.25	[12]	μs	
(A)	Tw(GH)	Clock Pulse Width, Clock High	110		ns	
	TwoL)	Clock Pulse Width, Clock Low	110	2000	ns	
	4,5	Clock Rise and Fall Time		30	ns	
	1D(AD)	Address Output Delay		110	ns	
	1F(AD)	Delay to Float		90	ns	
	lacm	Address Stable Prior to MREO (Memory Cycle)	[1]		ns	C _L = 50pF
A ₀₋₁₅	1 _{aci}	Address Stable Prior to IORQ, RD or WR (I/O Cycle) Address Stable From RD, WR, IORQ or MEMRQ	[2]		ns ns	Except T3, ST1
	t _{ca} f	Address Stable From RD or WR During Float	[4]		ns	- Lxcept 15, 511
	†D(D)	Data Output Delay		150	ns	
	1F(D)	Delay to Float During Write Cycle		90	ns	
	150(D)	Data Setup Time to Falling Edge of Clock During ST1 Cycle	50	17.5	ns	
D ₀₋₇	150(D)	Data Setup Time to Rising Edge at Clock During M2 to M5	60		ns	C _L = 50pF
	¹ dcm	Data Stable Prior to WR (Memory Cycle)	[5]		ns	
	¹ da	Data Stable Prior to WR (I/O Cycle) Data Stable From WR	[6] [7]		ns	
	¹ cdf ¹ H	Input Hold Time	0		ns	
	tDLe(MR)	MEMRO Delay From Rising Edge of Clock, MEMRO Low	30	95	ns	
MEMRO	tDHO(MR)	MEMRO Delay From Falling Edge of Clock, MEMRO High		95	ns	
	1DHO(MR)	MEMRO Delay From Rising Edge of Clock, MEMRO High		95	ns	C _L = 50pF
	Lw(MRL)	Pulse Width MEMRO Low	[8]		ns	
	(WMRH)	Pulse Width, MEMRO High	[9]		ns	
IORQ	tDL&(IR)	IORO Delay From Falling Edge of Clock, IORO Low IORO Delay From Rising Edge of Clock, IORO Low		75 85	ns	C _L = 50pF
ionu	tDLΦ(IR)	IORQ Delay From Falling Edge of Clock IORQ High		85	ns ns	CL - Supr
	1DHO(IR)	IORQ Delay From Rising Edge of Clock, IORQ High		85 .	ns	
	tDLP(RD)	RD Delay From Falling Edge of Clock RD Low		85	ns	
RD .	1DLG(RD)	RD Delay From Rising Edge of Clock, RD Low		95	ns	C _L = 50pF
	1DHO(RD)	RD Delay From Falling Edge of Clock, RD High		85	ns	
	tDHO(RD)	RD Delay From Rising Edge of Clock, RD High		85	ns	
WR	1DLOWR)	WR Delay From Falling Edge of Clock, WR Low		65	ns	0 - 50-5
WI	1DLOWR)	WR Delay From Rising Edge of Clock, WR Low WR Delay From Rising Edge of Clock, WR High	198	80	ns ns	C _L = 50pF
	¹ DHøWR) ¹ wWRL)	Pulse Width, WR Low	[10]	00	ns	
STATUS 1	¹DL(M1)	ST1 Delay From Falling Edge of Clock, ST1 Low		100	ns	
	¹ DH(M1)	ST1 Delay From Falling Edge of Clock, ST1 High		100	ns	C _L = 50pF
REFRESH	tDL(RF)	Refresh Delay From Falling Edge of Clock, REFRESH Low		130	ns	C = F0=F
	tDH(RF)	Refresh Delay From Falling Edge of Clock, REFRESH High		120	ns	C _L = 50pF
WAIT	1s(WT)	WAIT Setup Time to Rising Edge of Clock	70		ns	
HALT	¹ D(HT)	HALT Delay Time From Rising Edge of Clock		300	ns	C _L = 50pF
INTRO	t _{s(IT)}	INTRO Setup Time to Falling Edge of Clock	80		ns	
NMIRO	tw(NML)	Pulse Width, NMIRO Low	80		ns	
BUSRO	t _s (BQ)	BUSRO Setup Time to Falling Edge of Clock	50		ns	
BUSAK	tDL(BA)	BUSAK Delay From Falling Edge of Clock, BUSAK Low		100	ns	C = F0=F
	(DH(BA)	BUSAR Delay From Rising Edge of Clock, BUSAR High		100	ns	C _L = 50pF
RESET	t _s (RS)	RESET Setup Time to Falling Edge of Clock (C)	60		ns	
	t _{F(C)}	Delay To/From Float (MREQ, IORQ, RD and WR)		80	ns	
	t _{mr}	STATUS1 Stable Prior to IORQ (Interrupt Ack.)	[11]		ns	

NOTE A. & designates CLOCK on the STD BUS.

NOTE B. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when ST1 and IORQ are both active.

NOTE C. The RESET signal must be active for a minimum of 3 clock cycles,

 $t_{acm} = t_w (\Phi H) + t_f - 65$ $t_{aci} = t_c - 70$ $t_{ca} = t_w (\Phi L) + t_r - 50$ $t_{caf} = t_w (\Phi L) + t_r - 45$ [1]

[2]

[3]

[4]

[5] [6]


 $t_{dcm} = t_c - 170$ $t_{dci} = t_w (\Phi L) + t_f - 170$

[7] $t_{cdf} = t_{w} (\Phi L) + t_{f} - 70$ [8] $t_{w} (MRL) = t_{c} - 30$ [9] $t_{w} (MRH) = t_{w} (\Phi H) + t_{f} - 20$ [10] $t_{w} (WR) = t_{c} - 30$ [11] $t_{mr} = 2t_{c} + t_{w} (\Phi H) + t_{f} - 65$ [12] $t_{c} = t_{w} (\Phi H) + t_{w} (\Phi L) + t_{f} + t_{f}$

DOCUMENT NO. 22-00002

SHEET 27

REV



12.0 ORDERING INFORMATION:

ORDERING PART NO.	DESCRIPTION
ISB-3100-01	4K Bytes of RAMs strapped to start a 2000 _H - Two EPROM sockets strapped to start at 0000 _H
ISB-3100-02	No internal RAMs, one EPROM supplied with first 3 bytes programmed to power-on start the CPU at location E000 _H
ISB-3100-03	One EPROM with first 3 Bytes programmed to power- on start the CPU at E000 _H . 2K Bytes of RAMs mapped at E800 _H .
ISB-3100-04	3K Bytes of RAMs starting at 2000 _H 2 EPROM sockets starting at 0000 _H
ISB-3100-05	2K Bytes of RAMs starting at 2000 _H 2 EPROM sockets starting at 0000 _H
ISB-3100-06	1K Bytes of RAMs starting at 2000 _H 2 EPROM sockets starting at 0000 _H
ISB-3100-07	No RAMs 2 EPROM sockets starting at 0000 _H

NOTE:

Two EPROM sockets are provided. The EPROMS with appropriate ODT or other kinds of executive or utility programs can be ordered separately.

IMIERSIL	22-00002	SHEET 29	REV
----------	----------	----------	-----

9.3 EPROM 2716 (2K x 8) or 2732 (4K x 8) Selection (FIG: 6) Either 2716 or 2732 can be selected by appropriate jumper straps.

To select 2716:

Place E30 to E31 E29 to E28 E11 to E12 E58 to E59 E61 to E62 Remove E32 to E31 E27 to E28 E59 to E57 E62 to E60

To Select 2732:

9.4 MEMEX, TOEXP See Fig 7

MEMEX or IOEXP can be jumpered to ground (E33) to enable off board memory and I/O all the time; or it can be pulled high through E36 to disable any off board I/O or memory operation. They can also be strapped to E37 (STD Bus Buffer enable), to ensure during any on board I/O or memory operation, the external I/O or memories are disabled.

9.5 Internal/External Clock Selection

External or internal clocks can be disabled or enabled through appropriate jumpers shown in FIG. 8 and 9 for Z80 Processor of each timer/counter clock/trigger input.

22-00002

SHEET 20

REV